يعرض 1 - 4 نتائج من 4 نتيجة بحث عن '"Jae-Ik Doh"', وقت الاستعلام: 1.10s تنقيح النتائج
  1. 1
    مؤتمر
    An effective routing methodology in the era of 0.2 /spl mu/m and beyond technologies for reducing the DRAM design cost

    المؤلفون: Jae-Kyung Wee, Phil-Jung Kim, Ho-Youb Cho, Jin-Keun Oh, Chang-Hyuk Lee, Jae-Seok Park, Hong-Bae Yoon, Cheol-Soo Choi, Kyoung-Soo Lee, Jae-Young Cha, Jong-Woo Kim, Jae-Ik Doh, Joo-Sun Choi

    المصدر: AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) ASICs ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on. :392-395 1999

    Relation: Proceedings of AP-ASIC'99: The First IEEE Asia-Pacific Conference on ASICs

    Full Text Finder
    أضف إلى المفضلة
  2. 2
    دورية أكاديمية
    Analysis and prevention of DRAM latch-up during power-on

    المؤلفون: Young-Hee Kim, Jae-Yoon Sim, Hong June Park, Jae-Ik Doh, Kun-Woo Park, Hyun-Woong Chung, Jong-Hoon Oh, Choon-Sik Oh, Seung-Han Ahn

    المصدر: IEEE Journal of Solid-State Circuits IEEE J. Solid-State Circuits Solid-State Circuits, IEEE Journal of. 32(1):79-85 Jan, 1997

    Full Text Finder
    أضف إلى المفضلة
  3. 3
    Analysis and prevention of DRAM latch-up during power-on

    المؤلفون: Jong-Hoon Oh, Young-Hee Kim, Kun-Woo Park, Jae-Ik Doh, Jae-Yoon Sim, Choon-Sik Oh, Seung-Han Ahn, Hong-June Park, Hyun-Woong Chung

    المصدر: IEEE Journal of Solid-State Circuits. 32:79-85

    مصطلحات موضوعية: Engineering, Hardware_MEMORYSTRUCTURES, business.industry, Circuit design, Hardware_PERFORMANCEANDRELIABILITY, Discrete circuit, Circuit extraction, CMOS, Transmission gate, Hardware_INTEGRATEDCIRCUITS, Electronic engineering, Inverter, Electrical and Electronic Engineering, business, Dram, Hardware_LOGICDESIGN, System bus

    URL الوصول: https://explore.openaire.eu/search/publication?articleId=doi_________::21a0d4af5cec950c7640f846ddd3440e
    https://doi.org/10.1109/4.553181

    أضف إلى المفضلة
  4. 4
    An effective routing methodology in the era of 0.2 μm and beyond technologies for reducing the DRAM design cost

    المؤلفون: Jae-Kyung Wee, Jae-Young Cha, Jae-Seok Park, Cheol-Soo Choi, Kyoung-Soo Lee, Jin-Keun Oh, Ho-Youb Cho, Phil-Jung Kim, Joo-Sun Choi, Jong Woo Kim, Jae-Ik Doh, Hong-Bae Yoon, Changhyuk Lee

    المصدر: AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

    مصطلحات موضوعية: Interconnection, Engineering, Parasitic capacitance, business.industry, Chip-scale package, Embedded system, Hardware_INTEGRATEDCIRCUITS, Key (cryptography), Signal integrity, Routing (electronic design automation), business, Integrated circuit layout, Dram

    URL الوصول: https://explore.openaire.eu/search/publication?articleId=doi_________::7b3290594b45d816ed8e71e12309a9e3
    https://doi.org/10.1109/apasic.1999.824116

    أضف إلى المفضلة
أدوات البحث: أحصل على تغذية RSS – أرسل هذا البحث بالبريد الإلكتروني – حفظ البحث – جدول التنبيهات: لا شيء