يعرض 1 - 10 نتائج من 50 نتيجة بحث عن '"fully pipelined"', وقت الاستعلام: 1.02s تنقيح النتائج
  1. 1
    مؤتمر
    Implementing Interference Minimization Algorithm for Improved Performance in 8×8 MU-MIMO Systems

    المؤلفون: Shanthi, T., Lakshmi, S R Sree, Saileela, G, Latha, N S Sneha

    المصدر: 2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS) Information Technology, Electronics and Intelligent Communication Systems (ICITEICS), 2024 IEEE International Conference on. :1-9 Jun, 2024

    Relation: 2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS)

    أضف إلى المفضلة
  2. 2
    مؤتمر
    Design and Implementation of a Fully Pipelined and Parameterizable Hardware Accelerator for BLAKE2 Cryptographic Hash Function in FPGA

    المؤلفون: S, Gauri, K N, Sreehari, Bhakthavatchalu, Ramesh

    المصدر: 2023 3rd Asian Conference on Innovation in Technology (ASIANCON) Innovation in Technology (ASIANCON), 2023 3rd Asian Conference on. :1-7 Aug, 2023

    Relation: 2023 3rd Asian Conference on Innovation in Technology (ASIANCON)

    أضف إلى المفضلة
  3. 3
    مؤتمر
    A High-throughput Hardware Implementation of ZUC-256 Stream Cipher

    المؤلفون: Xu, Anlin, Wu, Youyu, Yang, Jinjiang, Zhu, Min, Zhao, Qiyi, Liu, Leibo

    المصدر: 2022 4th International Conference on Communications, Information System and Computer Engineering (CISCE) Communications, Information System and Computer Engineering (CISCE), 2022 4th International Conference on. :24-27 May, 2022

    Relation: 2022 4th International Conference on Communications, Information System and Computer Engineering (CISCE)

    أضف إلى المفضلة
  4. 4
    دورية أكاديمية
    High-Throughput Low-Latency Pipelined Divider for Single-Precision Floating-Point Numbers

    المؤلفون: Lyu, F., Xia, Y., Chen, Y., Wang, Y., Luo, Y.

    المصدر: IEEE Transactions on Very Large Scale Integration (VLSI) Systems IEEE Trans. VLSI Syst. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. 30(4):544-548 Apr, 2022

    Full Text Finder
    أضف إلى المفضلة
  5. 5
    دورية أكاديمية
    Compact Message Permutation for a Fully Pipelined BLAKE-256/512 Accelerator

    المؤلفون: Pham, H.L., Tran, T.H., Duong Le, V.T., Nakashima, Y.

    المصدر: IEEE Access Access, IEEE. 10:68740-68754 2022

    Full Text Finder
    أضف إلى المفضلة
  6. 6
    دورية أكاديمية
    On-Orbit Real-Time Variational Image Destriping: FPGA Architecture and Implementation

    المؤلفون: Chen, L., Chang, Y., Yan, L.

    المصدر: IEEE Transactions on Geoscience and Remote Sensing IEEE Trans. Geosci. Remote Sensing Geoscience and Remote Sensing, IEEE Transactions on. 60:1-12 2022

    Full Text Finder
    أضف إلى المفضلة
  7. 7
    مؤتمر
    A Design Exploration of Scalable Mesh-based Fully Pipelined Accelerators

    المؤلفون: Carvalho, Westerley, Canesche, Michael, Reis, Lucas, Torres, Frank, Silva, Lucas, Jamieson, Peter, Nacif, Jose, Ferreira, Ricardo

    المصدر: 2020 International Conference on Field-Programmable Technology (ICFPT) ICFPT Field-Programmable Technology (ICFPT), 2020 International Conference on. :233-236 Dec, 2020

    Relation: 2020 International Conference on Field-Programmable Technology (ICFPT)

    أضف إلى المفضلة
  8. 8
    مؤتمر
    Design and Selection of Registers Used in the Advanced Superior Execution Time Implementation of an Optimal Time-Frequency Filter Suitable for Non-Linear FM Signals Estimation

    المؤلفون: Ivanovic, Veselin N., Jovanovski, Srdjan

    المصدر: 2020 9th Mediterranean Conference on Embedded Computing (MECO) Embedded Computing (MECO), 2020 9th Mediterranean Conference on. :1-4 Jun, 2020

    Relation: 2020 9th Mediterranean Conference on Embedded Computing (MECO)

    Full Text Finder
    أضف إلى المفضلة
  9. 9
    دورية أكاديمية
    A Tag Based Random Order Vector Reduction Circuit

    المؤلفون: Huang, Y., Huang, W., Chen, R., Wu, H., Wei, M.

    المصدر: IEEE Access Access, IEEE. 8:41502-41515 2020

    Full Text Finder
    أضف إلى المفضلة
  10. 10
    مؤتمر
    Appropriate registers' lengths in the fully pipelined design of an optimal space/spatial frequency filter for highly nonstationary two-dimensional FM signals estimation

    المؤلفون: Ivanovic, Veselin N., Brnovic, Nevena R.

    المصدر: 2018 7th Mediterranean Conference on Embedded Computing (MECO) Embedded Computing (MECO), 2018 7th Mediterranean Conference on. :1-4 Jun, 2018

    Relation: 2018 7th Mediterranean Conference on Embedded Computing (MECO)

    Full Text Finder
    أضف إلى المفضلة
أدوات البحث: أحصل على تغذية RSS – أرسل هذا البحث بالبريد الإلكتروني – حفظ البحث – جدول التنبيهات: لا شيء