التفاصيل البيبلوغرافية
| العنوان: |
A High-Speed 128-kb MRAM Core for Future Universal Memory Applications. |
| المؤلفون: |
DeBrosse, John, Gogl, Dietmar, Bette, Alexander, Hoenigschmid, Heinz, Robertazzi, Raphael, Arndt, Christian, Braun, Daniel, Casarotto, D., Havreluk, R., Lammers, Stefan, Obermaier, Werner, Reohr, William R., Viehmann, H., Gallagher, William J., Müller, Gerhard |
| المصدر: |
IEEE Journal of Solid-State Circuits; Apr2004, Vol. 39 Issue 4, p678-683, 6p |
| مصطلحات موضوعية: |
RANDOM access memory, COMPUTER storage devices, NUMERICAL analysis, APPROXIMATION theory, EXTRAPOLATION, JUNCTION transistors |
| مستخلص: |
A 128-kb magnetic random access memory (MRAM) test chip has been fabricated utilizing, for the first time, a 0.18-μm VDD = 1.8 V logic process technology with Cu metallization. The presented design uses a 1.4-μm² one-transistor/one-magnetic tunnel junction (1T1MTJ) cell and features a symmetrical high-speed sensing architecture using complementary reference cells and configurable load devices. Extrapolations from test chip measurements and circuit assessments predict a 5-ns random array read access time and random write operations with <5-ns write pulse width. [ABSTRACT FROM AUTHOR] |
|
Copyright of IEEE Journal of Solid-State Circuits is the property of IEEE and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| قاعدة البيانات: |
Complementary Index |
Full Text Finder