دورية أكاديمية

Phase Synchronization Operator for On-Chip Brain Functional Connectivity Computation.

التفاصيل البيبلوغرافية
العنوان: Phase Synchronization Operator for On-Chip Brain Functional Connectivity Computation.
المؤلفون: Delgado-Restituto, Manuel, Romaine, James Brian, Rodriguez-Vazquez, Angel
المصدر: IEEE Transactions on Biomedical Circuits & Systems; Oct2019, Vol. 13 Issue 5, p957-970, 14p
مستخلص: This paper presents an integer-based digital processor for the calculation of phase synchronization between two neural signals. It is based on the measurement of time periods between two consecutive minima. The simplicity of the approach allows for the use of elementary digital blocks, such as registers, counters, and adders. The processor, fabricated in a 0.18- $\mu$ m CMOS process, only occupies 0.05 mm $^2$ and consumes 15 nW from a 0.5 V supply voltage at a signal input rate of 1024 S/s. These low-area and low-power features make the proposed processor a valuable computing element in closed-loop neural prosthesis for the treatment of neural disorders, such as epilepsy, or for assessing the patterns of correlated activity in neural assemblies through the evaluation of functional connectivity maps. [ABSTRACT FROM AUTHOR]
Copyright of IEEE Transactions on Biomedical Circuits & Systems is the property of IEEE and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
قاعدة البيانات: Complementary Index
الوصف
تدمد:19324545
DOI:10.1109/TBCAS.2019.2931799