التفاصيل البيبلوغرافية
| العنوان: |
Efficient Hardware for the Tate Pairing Calculation in Characteristic Three. |
| المؤلفون: |
Rao, Josyula R., Sunar, Berk, Kerins, T., Marnane, W. P., Popovici, E. M., Barreto, P. S. L. M. |
| المصدر: |
Cryptographic Hardware & Embedded Systems - CHES 2005; 2005, p412-426, 15p |
| مستخلص: |
In this paper the benefits of implementation of the Tate pairing computation on dedicated hardware are discussed. The main observation lies in the fact that arithmetic architectures in the extension field GF(36m) are good candidates for parallelization, leading to a similar calculation time in hardware as for operations over the base field GF(3m). Using this approach, an architecture for the hardware implementation of the Tate pairing calculation based on a modified Duursma-Lee algorithm is proposed. Keywords: Tate pairing, hardware accelerator, characteristic three, tower fields. [ABSTRACT FROM AUTHOR] |
|
Copyright of Cryptographic Hardware & Embedded Systems - CHES 2005 is the property of Springer eBooks and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| قاعدة البيانات: |
Supplemental Index |
Full Text Finder