This paper developed an advanced function coverage-directed reusable ASIC verification environment with automatic verification vectors generation. A layered architecture is adopted for reusing; the verification vectors are randomly generated and the simulation results can be checked automatically. Further more, genetic algorithm is employed to improve the efficiency of the verification vectors generation. The result of experiments performed on a smart card showed this method to be effective and efficient.
