تقرير
Low-latency machine learning FPGA accelerator for multi-qubit state discrimination
| العنوان: | Low-latency machine learning FPGA accelerator for multi-qubit state discrimination |
|---|---|
| المؤلفون: | Gautam, Pradeep Kumar, Kalipatnapu, Shantharam, H, Shankaranarayanan, Singhal, Ujjawal, Lienhard, Benjamin, Singh, Vibhor, Thakur, Chetan Singh |
| سنة النشر: | 2024 |
| المجموعة: | Computer Science Quantum Physics |
| مصطلحات موضوعية: | Quantum Physics, Computer Science - Hardware Architecture, Computer Science - Machine Learning |
| الوصف: | Measuring a qubit is a fundamental yet error prone operation in quantum computing. These errors can stem from various sources such as crosstalk, spontaneous state-transitions, and excitation caused by the readout pulse. In this work, we utilize an integrated approach to deploy neural networks (NN) on to field programmable gate arrays (FPGA). We demonstrate that it is practical to design and implement a fully connected neural network accelerator for frequency-multiplexed readout balancing computational complexity with low latency requirements without significant loss in accuracy. The neural network is implemented by quantization of weights, activation functions, and inputs. The hardware accelerator performs frequency-multiplexed readout of 5 superconducting qubits in less than 50 ns on RFSoC ZCU111 FPGA which is first of its kind in the literature. These modules can be implemented and integrated in existing Quantum control and readout platforms using a RFSoC ZCU111 ready for experimental deployment. Comment: 10 pages, 6 figures |
| نوع الوثيقة: | Working Paper |
| URL الوصول: | http://arxiv.org/abs/2407.03852 |
| رقم الأكسشن: | edsarx.2407.03852 |
| قاعدة البيانات: | arXiv |
| الوصف غير متاح. |