مؤتمر
A 12.7 Bit Accurate and 5.3nJ·µV2·ns Comparator with Dynamic-cum-Body Bias Technique in SOI
| العنوان: | A 12.7 Bit Accurate and 5.3nJ·µV2·ns Comparator with Dynamic-cum-Body Bias Technique in SOI |
|---|---|
| المؤلفون: | Dhiman, Saurabh, Shrimali, Hitesh |
| المصدر: | 2024 IEEE International Symposium on Circuits and Systems (ISCAS) Circuits and Systems (ISCAS), 2024 IEEE International Symposium on. :1-5 May, 2024 |
| Relation: | 2024 IEEE International Symposium on Circuits and Systems (ISCAS) |
| قاعدة البيانات: | IEEE Xplore Digital Library |
Full Text Finder | ردمك: | 9798350330991 |
|---|---|
| تدمد: | 21581525 |
| DOI: | 10.1109/ISCAS58744.2024.10558620 |